Job Description
KEY RESPONSIBILITIES:
\n
- \n
- Perform physical implementation of complex ASICs, SoCs, and IP blocks from synthesis through final tapeout.
- Execute floorplanning, power planning, placement, clock tree synthesis (CTS), and routing.
- Drive timing closure through setup/hold optimization, timing analysis, and ECO implementation.
- Perform Static Timing Analysis (STA) across multiple modes and corners (MMMC).
- Analyze and optimize power, performance, and area (PPA) tradeoffs.
- Conduct signal integrity, crosstalk, and parasitic analysis.
- Support EM/IR analysis, physical verification, and design signoff activities.
- Implement low-power design methodologies and UPF-based power domain strategies.
- Develop and enhance physical design methodologies and automation scripts.
- Collaborate with RTL, DFT, verification, CAD, and architecture teams to resolve implementation challenges.
- Debug physical design issues and drive design optimization throughout the implementation cycle.
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
PREFERRED EXPERIENCE:
\n
- \n
- 4+ years of experience in ASIC design, physical implementation, or related semiconductor engineering.
- Strong hands-on experience with digital ASIC Physical Design methodologies.
- Expertise in floorplanning, placement, CTS, routing, and timing closure.
- Experience with Cadence Innovus and/or Synopsys Fusion Compiler / ICC2.
- Strong Static Timing Analysis (STA) experience using Synopsys PrimeTime.
- Knowledge of MMMC implementation methodologies and advanced process nodes.
- Experience with signal integrity, crosstalk, RC extraction, and EM/IR analysis.
- Understanding of ECO implementation and formal verification.
- Experience with low-power implementation techniques and UPF methodologies.
- Programming and scripting experience using Python, Tcl, Perl, or Shell.
- Strong analytical, debugging, and problem-solving skills.
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
📍 Location: Austin, TX, Santa Clara, CA, San Diego, CA
\n
📅 Duration: 12+ Months Contract (Possible Extension)
\n
\n
EEO:
\n
“Mindlance is an Equal Opportunity Employer and does not discriminate in employment on the basis of – Minority/Gender/Disability/Religion/LGBTQI/Age/Veterans.”